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Abstract—Generated harmonic current as a consequence of 
employing power electronics converter is known as an important 
power quality issue in distribution networks. From industry 
point of view complying with international standards is 
mandatory, however cost and efficiency are two other important 
features, which need to be considered in order to be competitive 
in the market. Therefore, having a flexibility to meet various 
requirements imposed by the standard recommendations or 
costumer needs is at most desirable. This makes the generated 
harmonic current mitigation a challenging task especially with 
three-phase diode bridge rectifier, which still is preferred in 
many power electronic systems. This paper addresses a novel 
current modulation strategy using a single-switch boost three-
phase diode bridge rectifier. The proposed method can selectively 
mitigate current harmonics, which makes it suitable for different 
applications. The obtained results at experimental level verify 
and confirm the robustness of the proposed approach.  
Keywords—selective harmonic mitigation; three-phase rectifier; 
current control; modulation; electronic inductor; 
I. INTRODUCTION 
AC to DC conversion is an inevitable stage in most power 
electronic systems, but it is responsible for generating some 
line current harmonics especially if the conventional topologies 
such as six-pulse diode rectifier are employed. The level of 
generated current harmonics of this conversion stage is of 
significant importance as it can easily deteriorate the supply 
network quality [1]-[6]. Although the power electronic 
technology has brought new insight in many applications, 
however controlling their generated harmonics at certain levels 
is not achievable without additional cost and circuitry.  
The basic topology for AC to DC conversion has started by 
utilizing a diode bridge rectifier due to many reasons such as 
simplicity, reliability, robustness, and being cost-effective 
compared to other complex systems such as active front end 
systems. However, the diode rectifiers impose a higher level of 
line current harmonics. Over the past years, many approaches 
have been studied and introduced from absolutely passive up to 
fully active methods [1], [4]-[10]. A majority of these methods 
have targeted pure sinusoidal waveform generation, and as a 
consequence cost and complexity have been significantly 
increased. Of course having a low Total Harmonic Current 
Distortion (THDi) improves the system efficiency but this is of 
interest for specific applications such as space and airborne 
industry, where the cost of the power converter is not the main 
concern. But with most applications such as industrial 
Adjustable Speed Drives (ASDs), switch mode power supplies, 
home appliances and etc, the key of success is to perform a 
trade-off between efficiency and cost since many 
manufacturers are competing in the market. Therefore, as long 
as the power electronic system complies with the 
recommended standards there is no need to obtain a pure 
sinusoidal current waveform. Moreover, due to the cost, power 
density and components limited power ratings many of the 
prior-art approaches are not applicable at medium and high 
power levels.  
With the rapid growth of power electronics applications, 
the standard recommendations such as IEC61000 are 
continuously updating and becoming more stringent. In 
addition, the demands on various power level and costumer 
needs are extending. These bring the absolute interest of having 
a flexible system which can be adapted with varied situation as 
it can reduce the cost of the system significantly. This paper 
proposes a novel current modulation strategy to reduce low 
order harmonic current components. The objective of the 
proposed method is to address a flexible selective harmonic 
mitigation technique suitable for various applications. Due to 
its simplicity this strategy is applied to a single-switch boost 
three-phase rectifier topology and verified through different 
practical experimental cases. 
This paper is structured as follows. Section II provides 
detailed analysis of selective harmonic mitigation using the 
proposed current modulation strategy. In Section III, practical 
design considerations with respect to the boost inductor and 
modulation signal generation are pointed out. The obtained 
experimental results that are summarized in Section IV validate 
the performance of the proposed method. Section V recalls a 
brief overview on the possible future development. Finally, 
concluding remarks are given in Section VI by highlighting the 
main achievements and providing suggestions for further 
studies. 
  
(a)                                                                                                           (b) 
Fig. 1. Circuit diagram of a three-phase diode rectifier with a controlled DC-link current, (a) ideal three-phase input currents, (b) systems schematic. 
II. PROPOSED CURRENT MODULATION STRATEGY 
A. Principle of the Proposed Method 
In order to understand the basic principle of the proposed 
method, let’s first consider the circuit diagram depicted in Fig. 
1. As it ca n be seen, the current source at the DC-link side of 
the rectifier draws a constant current which is equal to I0. 
Therefore, the input current will be a square-wave with 120 
degrees conduction due to the fact that at each instant of time 
only two phases conduct and circulate DC-link current through 
the main supply. Due to the nature of a three-phase system 
(120o phase shift), the corresponding phase shift for any triple 
harmonic would be a multiple of 360o and since the currents at 
each instant are identical with opposite amplitude, the sum of 
line currents ia, ib, and ic is zero at all instants of time, which 
makes them to be free from triple harmonics in a balanced 
system. The currents are also void of even harmonics because 
of the half-wave symmetry of the waveforms which as a matter 
of fact makes the most prominent harmonics in this system to 
be the fifth, seventh, eleventh, and thirteenth [11]. 
The proposed idea is based on adding (or subtracting) 
phase-displaced current levels to the square-wave current 
waveform in order to manipulate the current harmonic 
components [12]. To keep the above mentioned properties (free 
of triple and even harmonics) the new added pulse should be 
repeated 1/6 of the period. For instance, Fig. 1 depicted two 
sectors of 1 and 2, where at each sector ia is circulated through 
one of the other phases current. Now, if the new level is added 
at sector 1 it should be exactly repeated in sector 2 (see Fig. 
2(a)). This means that the frequency of the added pulse at the 
DC-link should be six times of the fundamental frequency so it 
can be repeated at each phase current. 
Fig. 2(a) illustrates detailed analysis of the proposed idea 
for only one new level added to a constant square wave. As 
can be seen the proposed current waveform is comprises of 
three square-wave signals with different magnitudes and pulse 
widths. The first current waveform has the magnitude of I0 
with the conduction phase angle of 30o, which is defined based 
on the normal operating modes of a three-phase diode rectifier 
and the conduction phase angle cannot be altered. The second 
current waveform has the magnitude of I1 with the conduction 
phase angle of α1. The third current waveform has the 
magnitude of I1 but with a different  conduction phase angle 
(α11). These current waveforms can be analyzed based on a 
periodic square-wave Fourier series in which the fundamental 
input current magnitude and its harmonics can be calculated as 
follows: 
 [ ]0 1 1 1 114 cos( 30) cos( ) cos( )ni I n I n I nn α απ= + −   (1) 
Equation (1) shows that the fundamental current can be 
defined by selecting the variables I0, I1, α1 and α11 but a main 
consequence will be on harmonic magnitudes. According to 
the line current waveform depicted in Fig. 2(a) the following 
condition should be valid: 
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Considering (1) and (2) and having  α1 and α11 as the 
switching angles, up to two selected low order harmonics (ihth 
and ijth) can be cancelled out. The mathematical statement of 
these conditions can be expressed as (3). This is a system of 
three transcendental equations with three unknown variables 
I0, I1, α1  
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The proposed method can be further extended to a 
multilevel current waveform. Fig. 2(b) illustrates a generalized 
pulse modulated current waveform, where m is the number of 
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(b) 
Fig. 2. Detailed analysis of the proposed current modulation technique with: 
(a) one new added level, (b) generalized m-level pulse modulated. 
switching angles. By extending (3) and using Fourier series, 
the amplitude of any odd nth harmonic of the stepped current 
waveform can be expressed as: 
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According to Fig. 2(b), α1 to αm must satisfy the following 
condition: 
 1 2 36 2m
π π
α α α α< < < < < <"   (5) 
From (5) it can be seen that the degree of freedom in 
manipulating the current waveform is only 60o, which makes 
the control of the harmonic components a difficult task. 
Therefore, to give more flexibility to (4) the new added levels 
should not necessarily have same amplitude. In addition, the 
amplitude could be positive or negative, which totally depends 
on the targeted harmonics and the desired modulation index 
Ma (fundamental harmonic content). As the equations are 
nonlinear, numerical solutions are required to find proper 
values for these variables. 
B. Optimum Harmonic Reduction 
To target more harmonic components the number of the 
current levels need to be increased, but on the other hand it 
reduces the feasibility of practical implementation since the 
new added levels and switching angles depends on the tracking 
performance of the power electronics unit and its controller. 
Therefore, in order to keep the number of the added current 
levels to minimum while obtaining desirable outcome an 
optimization needs to be performed. The basic principle of the 
applied optimization is to consider the maximum permissible 
harmonic levels allowed by the application or the grid code. In 
other word, instead of fully nullifying, the harmonic 
components could be reduced to acceptable levels by adding 
suitable constraints (Ln) to the set of the above mentioned 
equations. The problem is now described as an optimization 
function (Fn) that searches a set of αm and Im values over the 
allowable intervals.  
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Based on (6) an objective function needs to be formed to 
obtain a minimum error. The objective function (Fobj) plays an 
important role in leading the optimization algorithm to the 
suitable set of solution. Here Fobj is formed based on squared 
error with more flexibility by adding constant weight values 
(wn) to each squared error function [13]. The value of the wn in 
the objective function prioritized the included functions as 
follows: 
( )2 , where 1,5,7,11,13,obj n n nF w F L n= ⋅ − =∑ "  (7) 
III. IMPLEMENTATION DETAILS AND HARDWARE SETUP 
To control the DC-link current shape and magnitude 
following the waveforms shown in Fig. 2, a boost converter 
topology based on electronic inductor [12], [14]-[18] concept is 
employed. Fig. 3 depicts the overall system structure and the 
implemented hardware setup. Using the conventional boost 
topology has the advantage of boosting the output DC voltage 
which is suitable when the DC-link is fed to an inverter. 
Moreover, as the DC-link current is controlled based on the 
load power it has the advantage of keeping the THDi 
independent of load profile. The reference tracking 
performance of the current controller has an important role in 
the harmonic mitigation, and employing a fast current control 
method like hysteresis or dead-beat are of much interest. 
Fig. 3(b) shows the implemented prototype. Here, one 
SEMIKRON-SKD30 was used as a three-phase bridge rectifier 
and one SEMIKRON-SK60GAL125 IGBT-diode module is 
employed in boost topology. A Texas Instrument TMSF28335 
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(b) 
Fig. 3.   The implemented three-phase AC-DC system with the proposed
selective harmonic elimination method, (a) overal system structure, (b)
photograph of the implemented hardware setup. 
is used for control purposes and LEM current and voltage 
transducers are used as measurement unit. 
To synchronize the current controller with the grid a 
Second-Order Generalized Integrator (SOGI) based phase 
locked loop (PLL) system is adopted [19]. As Fig. 3(a) 
depicted, for the simplicity, one line-to-line voltage is fed to 
the PLL and therefore the result will have 30o phase shift 
regarding to the phase voltage, which should be corrected 
within the reference current generator algorithm. In order to 
obtain a discrete-time integrator for PLL and PI controller, the 
trapezoidal discretization method is used. 
A. Boost Inductor 
Selection of the boost inductor is a challenging task as it 
contributes to the system loss, power density and current ripple. 
To better understand this, the inductor current in a steady-state 
Continuous Conduction Mode (CCM) is analyzed. Here the 
switching frequency is considered to be high enough so that the 
rectified voltage and output voltage are constant during one 
switching cycle. Therefore, the inductor value can be 
calculated as, 
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where Vo is the output voltage, fsw is the switching frequency, 
∆IL,pk-pk is the peak to peak inductor current ripple and D is the 
steady-state duty cycle of the boost converter. Using (13) the 
minimum required switching frequency (fsw) can be selected by 
considering the maximum peak to peak inductor current ripple 
(D = 0.5) as, 
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Following (8) and (9) the optimum switching frequency can 
be selected by making a tradeoff among the system efficiency, 
size and cost [21]. For example the system efficiency can be 
optimized by minimizing the switching frequency by allowing 
more ripple current for high power applications and it will 
result in lower switching losses. 
As mentioned before the THDi can be independent of the 
load profile. Equation (8) can be rewritten based on the output 
average current as    
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with kripple being the ripple factor, IL the average inductor 
current and Iout the average output current. Hence, keeping the 
ripple factor as a constant value will make the input current 
quality independent of the load profile. However, careful 
selection of the ripple factor is needed as it has direct relation 
with the ripple current, which as stated in (9) can affect the 
inductor size, system efficiency and cost [21]. 
B. Modulation Signal 
As Fig. 3(a) illustrates the reference current is formed by 
multiplying the voltage controller output by a pre-programmed 
modulation signal. Fig. 4 depicts the basic concept in 
generating the modulation signal (i.e., iM) following Fig. 2(a). 
As it can be seen, iM can be generated based on the sum of 
absolute values of three-phase input currents. The illustrated 
switching parameters (i.e., I0, I1 and α1) at both grid side and 
DC-link currents helps to better understand this relation. As it 
can be seen the period of the modulation signal iM is 1/6 of the 
input currents iabc. Therefore, the simplest way to generate and 
synchronize the modulation signal inside the controller is to 
compare it with a sinusoidal signal (i.e., |sin(3ω0t)|) using the 
PLL estimated angular frequency (ω0). Comparing the 
switching angles with the sinusoidal waveform yields  
 +
 
Fig. 4. Synthesis of the modulation signal (i.e., iM ) at the DC-link based on three-phase input currents. 
 
Fig. 5. Experimental results for 7th and 13th harmonics cancellation using 
hysteresis current control at Vo = 700 Vdc and Po ≈ 3kW: (a) Two-level three-
phase input currents, (b) Fast Fourier Transform (FFT) of the input current 
(ia) [with I0 = 1, I1 = 0.618, α1= 42o]. 
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Here, based on the fact that the proposed method is adding 
or subtracting phase-displaced current levels, two conditions 
have been considered, which results in different modulation 
signals. It can be known from Fig. 2(a) that adding a phase-
displaced current level requires to have α1<α11. However to 
reduce a specific set of harmonic components phase displaced 
current level needs to be subtracted. Therefore, for those 
situations α1 should be set above α11 (α1>α11). The above 
equation can easily be extended to multi-level situation by 
applying (11) to each switching parameters and summing up 
the corresponding modulation signals. 
IV. EXPERIMENTATAL RESULTS 
In this section the circuit operation and the proposed 
current modulation scheme are verified through different 
experiments using the implemented prototype (Fig. 3(b)). Here 
the flexibility of the proposed method by targeting different set 
of harmonic components is illustrated. The system parameters 
are listed in Table I.  
For the first case adding one current level to the DC-link 
current was considered to target two low order harmonics. 
Hence, the cancellation of 7th and 13th harmonic orders have 
been considered by solving (3) using MATLAB function – 
“fsolve”. Fig. 5 illustrates the obtained results. As it can be the 
consequence of canceling 7th and 13th harmonics is the increase 
of the 5th harmonic order. In fact, reducing 7th harmonic 
increases 5th harmonic and vice versa, which results in higher 
THDi comparing with the conventional square-wave case. This 
can be understood by solving (3) for these harmonic orders. 
The solution for eliminating 5th harmonic requires to select 
60o<α1<90o which is in contrary to 7th harmonic where 
34o<α1<60o making it impossible to target these two harmonics 
at the same time.  
A proper selection of the harmonics to be reduced or 
eliminated depends on the application needs. To exemplified, 
TABLE I.               
PARAMETERS OF THE SYSTEM 
Symbol Parameter Value 
vabc Grid phase voltage 220 Vrms 
fg Grid frequency 50 Hz 
Lg, Rg Grid impedance 0.18 mH, 0.1 Ω 
Ldc DC link inductor 2 mH 
Cdc DC link capacitor 470 µF 
Vo Output voltage 700 Vdc 
Kp, Ki PI controller (Boost converter) 0.01, 0.1 
HB Hysteresis band 2 (A) 
Po Output power ≈3 kW 
 
  
Fig. 6. Experimental results for 7th , 11th and 13th harmonics cancellation
using hysteresis current control at Vo = 700Vdc and Po ≈ 3kW: (a) Two-level 
three-phase input currents, (b) Fast Fourier Transform (FFT) of the input 
current (ia) [with I0 = 1, I1 = 0.7328, α1= 38.3o, I2 = 0.7328, α2= 51.5o]. 
ia:10A/div
vo:100V/div
van:100V/div
20ms/div
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(b) 
Fig. 7. Measured dynamic behavior of input current ia and output voltage Vo
at (a) startup and (b) shutdown at the nominal operating conditions. 
in the second case adding two levels to the square-wave current 
is considered following (4) and 7th, 11th and 13th harmonic 
orders are targeted to be half of their values comparing to the 
square-wave current. Here, following (7) an optimization needs 
to be performed, which has been done using a MATLAB 
genetic optimization algorithm. It is important to apply the 
suitable restrictions following (5) and (6). As Fig. 6 shows the 
three harmonic orders of 7th, 11th and 13th have been reduced 
which as explained before results in increase of the 5th 
harmonic. Table II summarizes the obtained results based on 
the targeted harmonic orders and THDi for both the proposed 
and the conventional square-wave methods. As can be seen for 
both cases the obtained results slightly differ from what 
expected which is due to the presence of grid impedance, and 
consequently affects the calculated angles.  
Finally, the start-up and shut-down dynamic behavior of the 
implemented system are illustrated in Fig. 7. For the start-up 
case the input voltage is already applied, the load current is 
flowing and boost converter is in the off-state. Turning on the 
DC-DC converter makes the controller to start the pulse pattern 
modulation at input current ia and changes the output voltage 
Vo from 515 Vdc to 700 Vdc without any large overshoot (Fig. 
7(a)). The symmetrical pulse patterns on the input current after 
100 ms validate the PLL settling time. At shut-down phase of 
operation the control circuit permanently turns off the IGBT 
switch so it stops the current modulation and the output voltage 
drops to 515 Vdc (Fig. 7(b)). 
V. FUTURE DEVELOPMENT 
The proposed concept gives the possibility to eliminate 
various sets of harmonic components in a three-phase diode 
rectifier based on electronic inductor concept. Therefore, based 
on the application requirement employing the proposed method 
can further improve the input current quality by reducing the 
low order harmonics. However, as stated before, targeting 5th 
and 7th orders harmonic simultaneously solely based on a 
single unit system is impossible. In this section, one of the 
possible solutions based on combination of nonlinear loads 
[20] are briefly discussed.   
Here, the proposed method is applied to a multi-pulse 
rectifier system [10]. Fig. 8(a) illustrates the application of the 
proposed concept in a 12-pulse rectifier topology with a 
common DC-bus. Basically, the 12-pulse arrangement 
eliminates the 5th, 7th, 17th and 19th harmonic orders. The 
improved input current harmonic distortion for a 12-pulse 
rectifier system depending on the output power level varies 
between 10 % < THDi < 15 %. Hence, employing the proposed 
current modulation strategy can further improve the input 
current quality by targeting the remaining 11th, 13th, 23th and 
25th harmonic orders. The obtained results in Figs. 8(b) and 
8(c) show that the new 12-pulse rectifier system obtained THDi 
≈ 3.8 %. In fact, the only remaining 35th and 37th harmonics 
imply that applying the proposed method improves the 
performance of a conventional 12-pulse rectifier system to be 
comparable with a conventional 24-pulse rectifier system. 
Moreover, the output voltage can be increased to higher 
voltage levels using the boost topology; this is beneficial when 
the DC-link voltage is fed to an inverter. Unlike the 
TABLE II.             
COMPARATIVE EXPERIMENTAL RESULTS AT OUTPUT POWER LEVEL OF 3 KW 
Harmonic Mitigation 
Strategy 
Harmonic Distribution and THDi (%) 
ia,5 /ia,1  ia,7/ia,1 ia,11/ia,1  ia,13/ia,1 THDi
7th and 13th harmonic 
cancellation 32.7 0.5 9.4 0.8 35.3 
7th , 11th and 13th 
harmonic cancellation 38.4 8 4.5 3.4 41.1 
Conventional method 
(square-wave) 21 13 8.9 7 29 
 
 
  
(a) 
                                                   
(b)                                                                                                                                                (c) 
Fig. 8. Extension of conventional 12-pulse rectifier system based on proposed current modulation strategy: (a) circuit schematic, (b) simulated input current
waveform (ia) and (c) input current FFT at Vo = 700 Vdc and at Po = 6 kW. 
conventional multi-pulse rectifier systems which the 
performance of the system is dependent of the load profile, 
applying the proposed concept can maintain the input current 
THDi regardless of the output power variation. 
VI. CONCLUSION 
In this paper a novel current modulation technique has been 
proposed for a three-phase rectifier with an electronic inductor 
at the DC-link side. The proposed method modulates the DC-
link current to control the fundamental current and to reduce 
the selected line current harmonics. Moreover, calculations of 
the optimum switching patterns have been conducted based on 
applying the minimum number of current levels. A main 
advantage of the proposed method is that the relative values of 
harmonics with respect to the fundamental value remain 
constant regardless of load profile variation. Applying the 
proposed method to other configurations such as 12-pulse 
rectifier can significantly improves THDi comparative to an 24-
pulse rectifier. The performance of the proposed method can be 
improved by increasing the number of the levels in order to 
obtain optimum solutions for low order harmonics which 
completely depends on the switching frequency and inductor 
size. 
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